. Introduction
Some of the fundamental problems of ultra-small MOSFΔTs beyond sub-nm channel length are the electrostatic limits, source-to-drain tunnelling, carrier mobility degradation, process variations, and static leakage. The trend toward ultra-short gate length MOSFΔTs requires a more and more effective control of the channel by the gate leading to new device architecture. It appears that non-classical device architectures can extend the CMOS lifetime and provide solutions to continue scaling. In case of silicon-based CMOS technologies, planar MOSFΔTs are limited to scaling beyond nm technology node. As simple scaling of silicon CMOS becomes increasingly complex and expensive, there is considerable interest in increasing performance by using strained channels which can improve carrier mobility and drive current in a device. Multi-gate MOSFΔTs based on the concept of volume inversion are widely recognized as one of the most promising solutions for meeting the ITRS roadmap requirements. A wide variety of multi-gate architectures, including Γouble-Gate ΓG , GateAll-Around GAA , Pi-FΔT and Fin Field-Δffect Transistors FinFΔTs , rectangular or cylindrical nanowire MOSFΔTs has been proposed in the literature. In all cases, these structures exhibit a superior control of short channel effects resulting from an exceptional electrostatic coupling between the conduction channel and the surrounding gate electrode. The nanowire NW transistors can be seen as the ultimate integration of the innovative nanodevices and is one of the candidates which have gained significant attention from both the device and circuit developers because of its potential for building highly dense and high performance electronic circuits. Recent advances in nanoscale fabrication techniques have shown that semiconductor nanowires may become the candidate for next generation technologies. Si and Ge nanowire transistors are also important because of their compatibility with the CMOS technology.
Nanowires and FinFΔTs have attracted considerable attention due to their proven robustness against Short-Channel Δffects SCΔ and relatively simple fabrication. Silicon nanowire
The most promising among various Si multi-gate MOSFΔT architectures such as double-gate and tri-gate FinFΔTs, are nanowire FinFΔTs due to their superior electrostatic control through gate-all-around structure. Superior gate control, immunity of threshold voltage from substrate bias and excellent carrier transport properties along with more aggressive channel length scaling possibility have made GAA architecture with semiconductor nanowire channel a potential candidate for post-planar transistor design. Two approaches are generally used to fabricate Si NWs as well as other semiconductor NWs bottom-up and topdown. In the first method, NWs are usually grown using a metallic catalyst on a separate substrate, usually through a Vapor-Liquid-Solid VLS growth mechanism. After a chemical or mechanical separation step, the NWs are harvested and transferred to another substrate [ ]. In the top down-approach, the NWs are fabricated using a CMOS compatible technology, such as lithography-based patterning and etching [ ]. Unlike the bottom-up approach where the NWs are randomly distributed, the top-down method enables accurate positioning of the NWs across the wafer and facilitates the ultra-large-scale-integration ULSI for high performance nano-electronic circuits. Moreover, due to processing difficulties related to the length of grown NWs, NW release and gate-etch process, most of the VLS grown NW transistors have omega-shaped gate -gate geometry and are thus not full gate-all-around [ ]. Among all the promising post-CMOS non-conventional structures, the silicon nanowire transistor has the most unique advantage -it is based on silicon.
In a MOSFΔT, the carriers encounter various scattering mechanisms on their way towards the drain terminal. Carrier mobility is a well known benchmark to judge the intrinsic performance of a long channel MOSFΔT. The state-of-the art short channel devices do not operate in the fully ballistic regime they are at roughly % of the ballistic limit and mobility is related to velocity through effective mass and ballistic ratio. Therefore, understanding the carrier mobility is beneficial to design and engineer new devices for future CMOS generations. The presence of significant resistive and capacitive parasitics as well as lack of large capacitance due to the small size of the NW channel adds complexities to the extraction of the intrinsic NW device characteristics. Simplified assumptions or incomplete device charge simulations generally lead to inaccurate and unreasonable mobility extraction [ ]. In the absence of a well-behaved top-down process as compared to the bottom-up-fabricated NWs with smooth and near ideal sidewalls results in significant mobility degradation for smaller NW sizes [ ].
Noise is known as a fundamental problem in various fields such as telecommunication, nanoelectronics, and biological systems. The low-frequency noise, or /f noise, is the excess noise at low frequencies whose power spectral density PSΓ approximately depends inversely on the frequency and therefore escalates at low frequencies. The /f noise originating from the transistors is a major issue in analog circuit design. The /f noise is, for example, up converted to undesired phase noise in voltage controlled oscillator VCO circuits, which can limit the information capacity of communication systems.
In this chapter we shall present a detailed framework on gate-all-around nanowires and multi-gate FinFΔTs which will include process and device design and characterization, simulation, and low-frequency noise and tunnelling spectroscopy analyses. Carrier mobility extraction in nanowire and FinFΔTs using split-CV technique will be described. Channel orientation dependence of the electrical parameters such as current, low-frequency noise will be presented. Self-heating effects in nanowire transistors are also discussed. In Section , the growth and fabrication of silicon nanowire transistors and multi-gate FinFΔT devices will be covered. The detailed fabrication process steps for GAA nanowires as well as tri-gate FinFΔTs are discussed. Γ device simulation and electrical characterization will also be covered in this Section. Split CV measurement technique is employed for mobility calculation and detailed model equations are formulated for FinFΔT and nanowire structures. In Section , the low-frequency noise characteristics of the nanowire FinFΔTs will be taken up. Voltage dependence of flicker noise /f and power spectral densities and corner frequencies will be discussed based on low-frequency noise measurements. Time-domain random telegraph signal RTS and existence of two-level or multi-level RTS noise in nanowire transistors will also be taken up. In section , the orientation dependence will be discussed and current-voltage characteristics are compared to show the effect of orientation on the drain current. The effect of channel orientation is also discussed for the nanowire FinFΔT noise spectral densities for and channel orientations. In section , the lattice structures of Si, SiO in the nanowire FinFΔT are analyzed via inelastic electron tunneling spectroscopy IΔTS . The lattice dynamics and other molecular vibrations in silicon nanowire FinFΔTs are discussed using the IΔTS spectra.
. Multi-gate FinFET and Nanowire Transistors
In order to control short channel effects in planar SOI MOSFΔTs and maintain reasonable electrostatics at a given gate length, L G , a critical Si thickness, t Si on the order of L G / is required [ ]. Multi-gate devices have been suggested to significantly relax the critical Si dimension in fully depleted SOI FΓ-SOI device architectures and process technology. For this purpose, planar double-gate, vertical double-gate FinFΔT , triple-gate Tri-gate , omega-shaped gate -gate , penta-gate, inverted T-channel FΔT, Φ-FΔT, and GAA nanowires have been proposed by various research groups over the past decade.
While most of these multi-gate technologies have been experimentally shown to benefit from excellent electrostatics and short-channel effects, they commonly suffer from a complicated fabrication process technology compared to planar bulk or SOI technology. Figure . shows the device schematic of a. double-gate FinFΔT b. tri-gate and c. GAA NW MOSFΔTs.
The critical Si dimensions to sustain acceptable electrostatics have been reported [ ]. It can be seen that the criterion of Si film thickness may be relaxed for the nanowire MOSFΔT, which is naturally evolved from double-gate FinFΔT technology. 
. . D Quantum Simulation of Multi-Gate FinFETs
The simulation of tri-gate FinFΔT is performed using SILVACO ATLAS Γ quantum simulator framework. The Bohm Quantum Potential BQP model is included to model the confinement effects in the simulation. Also, calibration of the BQP model against the Γ Schrödinger-Poisson simulation is done for describing the quantum effects in small geometry Si FinFΔT and nanowire transistors. To model the effects of quantum confinement, AT-LAS allows the solution of Schrödinger's equation along with the fundamental device equations. The solution of Schrödinger's equation gives a quantized description of the density of states in the presence of quantum-mechanical confining potential variations. When the quantum confinement is in one dimension along y-axis , the calculation of the quantum electron density relies upon a solution of a Γ Schrödinger equation solved for eigen-state energies Δ iv x and wave-functions iv x, y at each slice perpendicular to x-axis and for each electron valley or hole band v as described below
Here, m v y
x, y is a spatially dependent effective mass in y-direction for the v-th valley and Δ C x, y is a conduction band edge. The equation for holes is obtained by substituting hole effective masses instead of that of electrons and valence band edge -Δ V x,y instead of Δ C x,y . ATLAS solves the one-dimensional Schrödinger's equation along a series of slices in the y direction relative to the device. The location of the slices in the y direction is developed in two ways. For rectangular ATLAS-defined meshes, the slices will automatically be taken along the existing mesh lines in the ATLAS mesh. If the mesh is non-rectangular or not an ATLAS defined mesh or both, a rectangular mesh must be specified. 
where γ and α are two adjustable parameters, M -is the inverse effective mass tensor and n is the electron or hole density. The first part of the calibrating the BQP model against the Schrödinger-Poisson S-P Model, is to choose a suitable bias for the device. There should be negligible current flow and quantum confinement effects that manifest at the chosen biases.
The second part of the calibration is to set the appropriate BQP parameters. The third part of calibration is to choose the quantity to compare with S-P results. The BQP equation is coupled with Poisson's equation using the charge density terms exp , exp 
D Device Simulaωion
The Γ device structure simulated in ATLAS Γ framework [ ] of the tri-gate bulk Si-Fin-FΔT with fin height of nm, fin width and fin length of nm and nm, is shown in Fig. . Figure . shows the measured I Γ -V GS characteristics of the p-type tri-gate FinFΔT. Typical device dimensions used for measurements are fin length of nm, and width of nm and oxide thickness of ~ nm. The device displays excellent performance in terms of near ideal subthreshold slope SS ~ mV/dec , and high I on /I off ratios ~ . Figure . 
Currenω-Volωage Characωeriψωicψ

. . Gate-All-Around Nanowire Transistors
GAA MOSFΔT is one of the most promising multi-gate structures to extend the scaling of the CMOS devices as it provides the best channel electrostatic control, which improves further with the shrinking of channel thickness. GAA MOSFΔTs have potential to offer enhanced carrier transport properties compared to planar devices, because of the high carrier mobility on sidewall planes. Careful design and fabrication are critical for GAA MOSFΔTs for obtaining better transport properties in such structures. The basic nanowire transistor fabrication process flow is illustrated in Fig. . After definition of e-beam lithography ΔBL alignment marks, Si nanowires along < > direction and S/Γ pads are defined by hybrid lithography. After reactive-ion etching RIΔ of Si and stripping the resist, nanowires are locally released using a protective photo resist mask and a buffered-oxide etch bath. The suspended nanowires are then RCA cleaned and are subjected to hydrogen anneal process. Although thermally grown oxide benefits from excellent interface with Si nanowires, the facet dependence of the growth usually results in a non-uniform oxide thickness for various crystallographic planes. In addition, thermally grown oxide can induce a significant amount of stress in the nanowires which can alter their intrinsic carrier transport properties [ ]. The ALΓ dielectric benefits from scalability to thinner effective-oxide-thicknesses ΔOT and its excellent conformality ensures that the entire perimeter of the Si nanowire is uniformly gated. The overlapped gate structures are designed for two reasons. First, it helps to minimize the S/Γ external resistance as the ionimplanted nanowires may exhibit very large series resistance. Second, it is technologically difficult to remove the metal gate stringers under the nanowires if the gate is under lapped. Moreover, any gate-first process to be used after vertical etching of the gate requires an isotropic etch of the gate metal stringers under the nanowires which also laterally etches the bottom gate and results in high extension resistance. After contact via opening and Ti/Al deposition and patterning, the fabrication is completed by a forming gas annealing at °C for minutes.
The Γ device simulation is performed in ATLAS Γ framework of SILVACO. The simulated device structure is shown in Fig. . 
. . Carrier Mobility in FinFETs
Δffective mobility extraction for the FinFΔT devices was based on an improved split C-V method, similar to planar device mobility extraction [ ]. This technique relies on the accurate computation of the inversion charge Q i , as well as on the correct calculation of the channel conductance g c along the different operation regimes. Δffective channel mobility is defined as [ ]
W eff = W fin + * H fin * N finψ for a tri-gate structure and W eff = * W fin + H fin * N finψ for a GAA structure N finψ is the total number of fins, H fin is the fin height. The inversion charge is obtained by integration of the accurate gate to channel capacitance data C gc .
The transfer characteristics and the gate-to-channel capacitance were measured using the split C-V technique to calculate the effective mobility of devices with fin width W fin being nm and the height of the fins H fin being nm. The effective mobility can be expressed in terms of top, bottom and sidewall mobilities μ top , μ bottom, μ sidewall , in tri-gate and GAA structures, respectively, as A linear regression can be used to extract the sidewall and top-surface mobility. Δqs. and are used for calculating the effective mobility in the FinFΔT device from split C-V measurements. The inset of 
. . Self Heating Effects in Nanowire Transistors
One of the significant challenges in future semiconductor device design is excessive power dissipation and rise in device temperature. With the introduction of new geometrically confined device structures like SOI, FinFΔTs, nanowires and incorporation of new materials with poor thermal conductivities in the device active region, the device thermal problem is expected to become more challenging in coming years. There is considerable degradation in the ON current due to self-heating effects in silicon nanowire transistors. However, insignificant current degradation is observed in nanowire transistors because of pronounced velocity overshoot effect. Placements of the source and drain contacts also play a significant role on the magnitude of self-heating effect in nanowire transistors. Self-heating and random charge effects simultaneously influence the magnitude of the ON current for both positively and negatively charged single charges. The self-heating affects the ON current in two ways
. by lowering the barrier at the source end of the channel, thus allowing more carriers to go through and . via the screening effect of the Coulomb potential.
There is larger current degradation because of self-heating due to decreased thermal conductivity. Crystallographic direction dependent thermal conductivity is also an important aspect of self heating effects. Larger degradation is observed in the current along the [ ] direction when compared to the [ ] direction.
In SOI devices, the low thermal conductivity of the underlying silicon dioxide layer, which is about two orders of magnitude less than that of silicon inhibits cooling in SOI devices and causes severe self-heating, resulting in a higher channel operating temperature. The temperature rise is significant and depends on the buried oxide thickness, silicon thickness, and channel/metal contact separation. The device mobility is reduced as a result of the elevated temperature and results in reduced maximum drain saturation current. Also, high channel temperature leads to increase in interconnect temperature at the silicon-metal contact and make conduction cooling through the source, drain, and interconnects important. It should also be noted that the thermal conductivity of the silicon films decreases as the film thickness is reduced due to boundary scattering of phonons which further exacerbates self-heating and hence device performance. In brief, as semiconductor technology approaches to two-dimensional and three-dimensional transistor structures and are more isolated from the substrate self-heating effects will become increasingly important.
. Low-Frequency Noise in Nanowire Transistors
Among various options for multi-gate device architecture, such as double-gate, tri-gate, etc., the nanowire NW channel with a wrap-around gate, GAA, has the largest advantage in terms of electrostatic integrity. However, several undesired effects become prominent from the miniaturization of the device dimensions. One such unwanted effect is a strong increase in the low-frequency noise generated in the transistor as the size of the device decreases. With dimension-scaling, it is necessary to also scale the power supplies. Noise cannot be completely eliminated and with small signal strength, the accuracy and measurements are limited in electronic circuits in presence of the dominant noise sources. The low-frequency noise, or /f noise, is the excess noise at low frequencies whose power spectral density approximately depends inversely on the frequency and becomes pronounced at low frequencies. The /f noise originating from the transistors is a severe obstacle in analog circuit design. For example, it can be up converted to undesired phase noise in voltage controlled oscillator circuits, which can limit the information capacity of communication systems. The problems in down-scaled devices such as the nanowire FinFΔTs compel one to study noise sources, mechanisms and their physical origins in detail. In this Section, we shall briefly dis-cuss the two fundamental low-frequency noise characteristics, random telegraph signal noise and /f noise.
. . Low-Frequency Noise Measurement Setup
The standard noise measurement setup included an Δ A -channel high speed source monitor unit, a SR low noise amplifier LNA and a A dynamic signal analyzer. Δ A -channel high speed source monitor unit provided the necessary gate-source and drain-source biases as shown in Fig. . The minute fluctuations in the drain-source voltage were amplified to the measurable range using low noise amplifier. The output of the amplifier is fed to A dynamic signal analyzer that performs the fast Fourier transform on the time domain signal to yield the voltage noise power spectral density S V in thekHz range after correcting for amplifier gain. In order to obtain a stable spectrum, the number of averages was set at and a % sampling window overlap was used for optimal real time processing. A computer interface is connected with the measuring system through GPIB connection to control the dynamic signal analyzer and for noise data collection. 
. . Random Telegraph Signal RTS
RTS noise, also known as burst noise or popcorn noise is observed as random switching events in the time domain voltage or current signal. In a MOSFΔT, if a carrier is trapped in a single trap or localized defect state, the current or voltage signal displays a random shift in the level denoting a change in the channel resistance. The two-level RTS signal signifies only one active trap. However, when multiple traps are involved, the current or voltage can switch between two or more states resembling a RTS waveform due to random trapping and de-trapping of carriers and the phenomenon is much more difficult to explain in order to identify the trapping/de-trapping process. For simple two-level RTS pulses with equal height ∆I and Poisson distributed mean time durations in the lower state τ l and in the higher state τ h , the PSΓ of the current fluctuations is derived as [ ].
Mainly two types of traps are identified depending on the nature of trapping mechanism. They are donor and acceptor traps. The donor trap is charged when it emits and electron i.e. empty and is neutral when it captures. The acceptor trap is, contrary to the donor trap, charged when it captures an electron and neutral when empty. In MOSFΔTs, the channel resistance increases with the charged-trap state changing the current or voltage to a high state. Clearly, the donor trap causes high current level after emission of carriers, and the acceptor trap causes the high current level when it captures an electron.
Γepending on the values of the mean time constants of the RTS, the traps can be characterized of two types. These are the slow traps with high values of time constants, and the fast traps, with the time constants being very small order of few . milliseconds . From RTS noise characterizations, interesting information about the trap energy, capture and emission kinetics and spatial location of the traps inside the semiconductor device can be acquired. noise is obtained for a trap density that is uniform in both energy and distance from the channel interface. The McWorther model is widely accepted for simplicity and its excellent agreement with experimental data, especially for nMOS transistors. However, the mobility fluctuation noise model explains the /f noise in pMOS transistors better [ ]. It was later explained by the unified flicker noise theory that a trapped carrier also affects the surface mobility through Coulombic interaction. This correlated mobility fluctuation model gave a correction to the number fluctuation noise model which resolves the deviations of the theory for pMOS devices. However, the correction factor was debated for being very high since screening was not accounted for. Also, the carrier mobility at the surface is reduced compared to the bulk mobility due to additional surface scattering by acoustic phonons and surface roughness , which has an impact on the mobility fluctuations. Moreover, the Hooge mobility noise is sensitive to the crystalline quality, which is deteriorated close to the interface. The most feasible explanation for the higher /f noise with the carriers being in close proximity of the gate oxide surface is increased mobility fluctuation noise. showing a distinct two-level RTS. This shows a fast varying RTS wit smaller time constants is superimposed on a slow-varying RTS with higher time constants which generates the four-level RTS shown in the figure. This RTS is due to a slow with higher time constant and a fast trap with lower time constant . The corresponding drain current spectral density is plotted in Fig. , The entire FinFΔT channel is very thin and close to the interface and thus will be highly sensitive to interface defects. The defect potential perturbation, on the order of several nanometres, will have an effect on a significant cross section of the -nm-wide fin, hence producing a large current change when the trap is filled. 
. . Low-Frequency Noise
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. Orientation Dependence: Nanowire FinFETs
Theory and measurements on planar transistors show a large difference in mobility for electrons and holes depending on the interface orientation and the direction of current flow in MOSFΔTs [ , , ] . Figure illustrates the measured drain currents I Γ -V ΓS for two different channel orientations and . It is observed that the current is higher in orientation compared to the orientation. The change in channel crystallographic direction and thereby a change in the direction of current flow greatly influences the carrier mobilities due to direction dependency of the heavy hole effective mass affecting the low field hole mobility. The effect of channel orientation is dominant in p-type devices due to different band curvatures along the < > and < > channel directions. The input referred gate voltage noise power spectral density PSΓ of the FinFΔT is shown in Fig. for two different channel orientations and as a function of the gatesource voltage. It is observed that the gate voltage PSΓs are comparable in magnitude for both orientations. It is well known that technological factors such as gate oxide quality, gate oxide material, channel material, conduction path, annealing, etc. can be of great importance for the low-frequency noise properties [ , , , ] . The gate oxide quality and other technological factors can be considered as unchanged by the channel rotation, which explains why the orientation displays a negligible influence on the low-frequency noise. If the mobility fluctutation noise becomes dominant, the channel orientation may play significant part in determining the noise PSΓ. This is due to the fact that the carrier mobiliy depends on channel orientation. The difference in noise PSΓ for the two orientation is large in the subthreshold region. This is due to the fact that the mobility-fluctuation noise generation mechanism is dominant in the subthreshold region, since in the number-fluctuation model, there is no dependence of noise PSΓ on mobility at a fixed drain-current level. The channel orientation dependence of noise is more dominant in pMOS devices as also reported in reference . Stronger current and mobility enhancement in certain orientations may also cause a higher LFN level in the corresponding orientation.
. Lattice Dynamics: Nanowire FinFETs
Lattice vibrations in small geometry devices and its orientation-dependence are important, which however, have not been studied in detail. Inelastic electron tunneling spectroscopy IΔTS has gained importance for characterization of small-geometry devices and ultra-thininsulators due to its high resolution and sensitivity and has been used by many previous re-searchers for studying defects and molecular vibrations in metal-insulator-semiconductor MIS structures [ , , , , , , ] .
The principle of IΔTS depends on the tunneling current through the ultra-thin dielectric layer of the MIS structures and becomes more sensitive as the tunneling current increases. Tunneling spectroscopy detects interaction of tunneling electrons through the dielectric with lattice vibrations of the substrate, dielectric, electrodes or other molecular species as inelastic peaks in the second derivative of the current-voltage characteristics. The application of tunneling spectroscopy was first demonstrated by Hall [ ]. The technique of inelastic electron tunneling spectroscopy was properly introduced in by Jaklevic and Lambe [ ]. With high sensitivity and resolution, IΔTS has been used for various applications including the determination of density of states, molecular vibrations, band gap of superconductors and semiconductors, defects in semiconductors and insulators [ , ] . IΔTS has also been used for studying the traps and molecular vibrations in ultra thin oxides [ ] and high-k gate dielectrics [ ]. A tunneling spectrum reveals mainly the vibration energies of the molecules between the electrodes and phonon modes. Ωanson eω al. have shown that the intensity of the inelastic tunneling process is characterized by the relative change in g/g for conductance g at energy ħ . The quantity g/g is related to the observed I-V characteristics by the follow-
where, V and V are the starting and ending voltages of the vibration band under consideration. This relation can be used to quantify the strength of the vibration modes, i.e. the change in the g/g ratio indicates the strength of the interactions. In the following, we present the experimental tunneling spectra of Si, SiO phonon modes obtained for p-type Al/SiO /Si tri-gate FinFΔTs and study the influence of crystal orientation. A comparison of lattice vibration modes and dispersion characteristics for and silicon orientation in tri-gate FinFΔT is made. It is observed that the lattice dynamics of silicon and SiO changes for different crystal orientations.
The low temperature K inelastic electron tunneling spectroscopy measurement setup includes an Δ A -channel high speed source monitor unit for dc biasing, and a SR ΓSP lock-in amplifier for capturing the tunneling spectra by measuring the second derivatives of the current-voltage characteristics. The setup is shown in Fig. . AC modulation signal generated from oscillator output of the lock-in amplifier with f = Hz, peak amplitude of mV, is superimposed on a slowly varying dc gate voltage. A time constant of sec was used. A notch filter in the lock-in amplifier was used to remove the unwanted harmonic frequencies. A computer interface is connected with the measuring system through GPIB connection to control the dynamic signal analyzer and for noise data collection. 
. Summary
In this chapter, we have discussed silicon nanowire FinFΔTs in detail. Several important electrical characteristics such as mobility, self-heating, low-frequency noise, impact of channel crystallographic orientation and lattice dynamics are presented for nanowire FinFΔTs. The fabrication process flow of the nanowire and FinFΔTs are described. Application of split C-V measurement to calculate effective carrier mobilities is shown and mobility models for FinFΔTs including side and top-wall mobilities are developed. Low-frequency noise measurements are performed and results of /f noise and RTS in FinFΔT devices are presented. Δf-fects of channel orientation on current drive and low-frequency noise are discussed. Lattice vibrations and phonon mode of Si and SiO are studied for and channel orientations and Brillouin zone boundaries of the semiconductor are explored. Crystal dynamics in FinFΔTs are explained via inelastic electron tunneling spectroscopy. It is expected that the combination of strain effects with NWs can lead to very high performance devices.
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